Análise de Desempenho de um Roteador utilizando Diferentes Arquiteturas de Decremento em uma Rede-em-Chip
Abstract
Full Text:
PDF (Português (Brasil))References
[1] K.M. B¨uy¨uksahin, F.N. Najm, High-level area estimation, em “ISLPED ’02: Proceedings of the 2002 international symposium on Low power electronics and design”, pp. 271-274, New York, NY, USA, 2002.
J.P. Deschamps, G.J.A. Bioul, G.D. Sutter, “Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems”, Wiley-Interscience, New Jersey, 2006.
D.S. Gelosh, D.E. Steliff, Modeling layout tools to derive forward estimates of area and delay at the rtl level, ACM Trans. Des. Autom. Electron. Syst., 5, No. 3 (2000), 451-491.
G.D. Micheli, L. Benini, “Networks on Chips: Technology and Tools (Systems on Silicon)”, Morgan Kaufmann Publishers, San Francisco, 2006.
M. Nemani, F.N. Najm, High-level area and power estimation for vlsi circuits, em “ICCAD ’97: Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design”, pp. 114-119, Washington, DC, USA, 1997.
C. Ramachandran, F.J. Kurdahi, D.D. Gajski, A.C.-H. Wu, V. Chaiyakul, Accurate layout area and delay modeling for system level design, em “ICCAD ’92: Proceedings of the 1992 IEEE/ACM International Conference on Computeraided design”, pp. 355-361, Los Alamitos, CA, USA, 1992.
A. Srinivasan, G. Huber, D. LaPotin, Accurate area and delay estimation from rtl descriptions, IEEE Transactions on VLSI Systems, 6, No. 1 (1998), 168-172.
DOI: https://doi.org/10.5540/tema.2008.09.03.0427
Article Metrics
Metrics powered by PLOS ALM
Refbacks
- There are currently no refbacks.
Trends in Computational and Applied Mathematics
A publication of the Brazilian Society of Applied and Computational Mathematics (SBMAC)
Indexed in: